module Utils: sig .. end
sig
end
val init_buffer : w:int -> h:int -> (x:int -> y:int -> float * float * float * float) -> bytes
w:int -> h:int -> (x:int -> y:int -> float * float * float * float) -> bytes